PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

plicant: Leonard Forbes et al.

Examiner: Michael Trinh

erial No.:

09/256,643

Group Art Unit: 2822

Filed:

February 23, 1999

Docket: 303.324US2

Title:

TRANSISTOR WITH VARIABLE ELECTRON AFFINITY GATE A

METHODS OF FABRICATION AND USE

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents Washington, D.C. 20231

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants further request that a copy of the 1449 form, initialled by the Examiner to indicate that all listed citations have been considered, be returned with the next official communication.

Applicants have included the fee of \$180.00 under 37 C.F.R. §§ 1.97(c) and 1.17(p). Please charge any additional fees or credit any overpayment to Account No. 19-0743.

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

LEONARD FORBES ET AL.

01/09/2002 CVORACHA 00000064 09256643

02 FC:126

180.00 OP

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 373-6973

Date

D.,

Robert E. Mates

Reg. No. 35,271

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, Washington, D.C. 20231, on this 313 day of November, 2001.

Name

Signatu